

# GSM6601

## 30V N & P Pair Enhancement Mode MOSFET

### Product Description

GSM6601, N & P Pair enhancement mode MOSFET, uses Advanced Trench Technology to provide excellent  $R_{DS(ON)}$ , low gate charge.

These devices are particularly suited for low voltage power management, and low in-line power loss are needed in commercial industrial surface mount applications.

### Features

- N-Channel  
30V/3.4A,  $R_{DS(ON)}=55m\Omega@V_{GS}=10V$   
30V/3.0A,  $R_{DS(ON)}=65m\Omega@V_{GS}=4.5V$   
30V/2.0A,  $R_{DS(ON)}=85m\Omega@V_{GS}=2.5V$
- P-Channel  
-30V/-2.3A,  $R_{DS(ON)}=115m\Omega@V_{GS}=-10V$   
-30V/-2.0A,  $R_{DS(ON)}=145m\Omega@V_{GS}=-4.5V$   
-30V/-1.0A,  $R_{DS(ON)}=200m\Omega@V_{GS}=-2.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- TSOP-6 package design

### Applications

- Power Management in Notebook
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter


### Packages & Pin Assignments

GSM6601TSF (TSOP-6)		
Pin	Symbol	Description
1	G1	Gate 1
2	S2	Source 2
3	G2	Gate 2
4	D2	Drain 2
5	S1	Source 1
6	D1	Drain 1

**n-channel**


**p-channel**

## Ordering Information



Part Number	Package	Quantity Reel
GSM6601TSF	TSOP-6	3000 PCS

## Marking Information



## Absolute Maximum Ratings

T<sub>A</sub>=25°C Unless otherwise noted

Symbol	Parameter	Typical		Unit	
		N-Channel	P-Channel		
V <sub>DSS</sub>	Drain-Source Voltage	30	-30	V	
V <sub>GSS</sub>	Gate –Source Voltage	±12	±12	V	
I <sub>D</sub>	Continuous Drain Current (Note 1)	T <sub>A</sub> =25°C	3.8	-2.3	A
		T <sub>A</sub> =70°C	3	-1.8	
I <sub>DM</sub>	Pulsed Drain Current (Note 2)	16	-15	A	
I <sub>S</sub>	Continuous Source Current (Diode Conduction) (Note 1,4)	1.1	-1.1	A	
P <sub>D</sub>	Power Dissipation (Note 3)	T <sub>A</sub> =25°C	1.1	W	
		T <sub>A</sub> =70°C	0.8		
T <sub>J</sub>	Operating Junction Temperature	-55/150		°C	
T <sub>STG</sub>	Storage Temperature Range	-55/150		°C	
R <sub>θJA</sub>	Thermal Resistance-Junction to Ambient (Note 1)	110		°C/W	
R <sub>θJC</sub>	Thermal Resistance-Junction to Case (Note 1)	70		°C/W	

## Electrical Characteristics (N-Channel)

(T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	30			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	0.4		1.2	
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V T <sub>J</sub> =25°C			1	uA
		V <sub>DS</sub> =24V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C			5	
R <sub>DS(on)</sub>	Drain-Source On-Resistance (Note 2)	V <sub>GS</sub> =10V, I <sub>D</sub> =3.4A		40	55	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =3.0A		45	65	
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =2.0A		60	85	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =10V, I <sub>D</sub> =3.4A		6		S
V <sub>SD</sub>	Diode Forward Voltage (Note 2)	I <sub>S</sub> =1.0A, V <sub>GS</sub> =0V			1.2	V
<b>Dynamic</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		662		pF
C <sub>oss</sub>	Output Capacitance			52		
C <sub>rss</sub>	Reverse Transfer Capacitance			45		
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =3.0A		8.4		nC
Q <sub>gs</sub>	Gate-Source Charge			1.6		
Q <sub>gd</sub>	Gate-Drain Charge			1.8		
t <sub>d(on)</sub>	Turn-On Time	V <sub>DD</sub> =10V, R <sub>G</sub> =3.3Ω, I <sub>D</sub> =3.0A, V <sub>GS</sub> =4.5V		3.2		ns
T <sub>r</sub>				41.8		
t <sub>d(off)</sub>	Turn-Off Time			21.2		
T <sub>f</sub>				6.4		

Note:

1. The data testing by surface mounting on a 1 inch<sup>2</sup> / FR4 board/ 2 OZ copper.
2. The data testing by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
3. The power dissipation is limited by 150°C junction temperature
4. The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.

## Electrical Characteristics (P-Channel)

(T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-30			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-0.4		-1.2	
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V T <sub>J</sub> =25°C			-1	μA
		V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C			-5	
R <sub>DS(on)</sub>	Drain-Source On-Resistance (Note 2)	V <sub>GS</sub> =-10.0V, I <sub>D</sub> =-2.3A		90	115	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-2.0A		102	145	
		V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-1.0A		136	200	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-2.3A		5.3		S
V <sub>SD</sub>	Diode Forward Voltage (Note 2)	I <sub>S</sub> =-1.0A, V <sub>GS</sub> =0V			-1.2	V
<b>Dynamic</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHz		710		pF
C <sub>oss</sub>	Output Capacitance			79		
C <sub>rss</sub>	Reverse Transfer Capacitance			57		
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =-15V, V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-2.0A		8.1		nC
Q <sub>gs</sub>	Gate-Source Charge			1.2		
Q <sub>gd</sub>	Gate-Drain Charge			2.1		
t <sub>d(on)</sub>	Turn-On Time	V <sub>DD</sub> =-10V, I <sub>D</sub> =-2.0A, V <sub>GS</sub> =-4.5V, R <sub>G</sub> =3.3Ω		4		ns
T <sub>r</sub>				33.2		
t <sub>d(off)</sub>	Turn-Off Time			26		
T <sub>f</sub>				11.6		

Note:

1. The data testing by surface mounting on a 1 inch<sup>2</sup>/ FR4 board/ 2 OZ copper.
2. The data testing by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
3. The power dissipation is limited by 150°C junction temperature
4. The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.

## Typical Performance Characteristics (N-Channel)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$

## Typical Performance Characteristics (N-Channel Continue)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance

## Typical Performance Characteristics (P-Channel)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$

## Typical Performance Characteristics (P-Channel Continue)




Fig.7 Capacitance




Fig.8 Safe Operating Area





Fig.9 Normalized Maximum Transient Thermal Impedance



Package Dimension

# TSOP-6 PLASTIC PACKAGE









Dimensions				
Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	-	1.45	-	0.057
A1	0.00	0.10	0.000	0.004
A2	0.70	1.35	0.028	0.053
c	0.12 (REF)		0.005 (REF)	
D	2.70	3.10	0.106	0.122
E	2.60	3.00	0.102	0.118
E1	1.40	1.80	0.055	0.071
L	0.45 (REF)		0.018 (REF)	
L1	0.60 (REF)		0.024 (REF)	
θ	0°	10°	0°	10°
b	0.30	0.50	0.012	0.020
e	0.95 (REF)		0.037 (REF)	
e1	1.90 (REF)		0.075 (REF)	

## NOTICE

Information furnished is believed to be accurate and reliable. However Globaltech Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Globaltech Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of Globaltech Semiconductor.

## CONTACT US

GS Headquarter	
	4F.,No.43-1,Lane11,Sec.6,Minquan E.Rd Neihu District Taipei City 114, Taiwan (R.O.C)
	886-2-2657-9980
	886-2-2657-3630
	sales_twn@gs-power.com

RD Division	
	824 Bolton Drive Milpitas. CA. 95035
	1-408-457-0587